



Dept. of Computer Science and Engineering
 University of Rajshahi
 www.ru.ac.bd

Dr. Shamim Ahmad


Digital IC Terminology

- Current and voltage parameters
- Fan-Out
- Propagation delays
- Power requirements
- Noise immunity
- Invalid voltage levels
- Current-sourcing and current-sinking action
- IC Packages

Digital IC Terminology

- Current and voltage parameters
- Fan-Out
- Propagation delays
- Power requirements
- Noise immunity
- Invalid voltage levels
- Current-sourcing and current-sinking action
- IC Packages

Current and voltage parameters



Currents and voltages in the two logic states

Current and voltage parameters Voltage Levels

- **$V_{IH}(\min)$** : High Level Input Voltage : minimum voltage level required for logic 1 at an input
- **$V_{IL}(\max)$** : Low Level Input Voltage : maximum voltage level required for logic 0 at an input
- **$V_{OH}(\min)$** : High Level Output Voltage : minimum voltage level at an output for logic 1 state
- **$V_{OL}(\max)$** : Low Level Output Voltage : maximum voltage level at an output for logic 1 state

8/5/2019

CSE, Rajshahi University

5

Current and voltage parameters Current Levels

- **I_{IH}** : High Level Input Current : Current flowing into an input at a logic state 1
- **I_{IL}** : Low Level Input Current : Current flowing into an input at a logic state 0
- **I_{OH}** : High Level Output Current : Current flowing from an output at logic state 1
- **I_{OL}** : Low Level Output Current : Current flowing from an output at logic state 0

8/5/2019

CSE, Rajshahi University

6

Fan-Out

- Maximum number of logic inputs that an output can drive reliably
- Depends on the logic family
- Example: a logic gate specified with a fan-out of 10, can drive 10 logic inputs. If this is exceeded, the output logic levels cannot be guaranteed

8/5/2019

CSE, Rajshahi University

7

Propagation Delay


- Delay encountered by a signal in going through a circuit
 - t_{PLH} delay time in going from logic 0 to logic 1
 - t_{PHL} delay time in going from logic 1 to logic 0
- t_{PLH} and t_{PHL} are not necessarily the same values
- Propagation Delay is a measure of the relative speed of logic circuits. The smaller the delay, the faster the circuit

8/5/2019

CSE, Rajshahi University

8

Propagation Delay




8/5/2019

CSE, Rajshahi University

9

Power Requirements

- **Power pin**
 - (V_{CC} for TTL, V_{DD} for MOS devices)
- **Power required=**
 - $I_{CC} * V_{CC}$ or $V_{DD} * I_{DD}$
- **Average Current**
 - $I_{CC(avg)} = (I_{CCH} + I_{CCL}) / 2$
- **P(avg) = $I_{CC(avg)} * V_{CC}$**



8/5/2019

CSE, Rajshahi University

10

Noise Immunity


- **High-state noise margin,**
 - $V_{NH} = V_{OH(min)} - V_{IH(min)}$
 - Negative noise spikes greater than V_{NH} can cause the voltage to drop into the indeterminate range
- **Low-state noise margin,**
 - $V_{NL} = V_{IL(max)} - V_{OL(max)}$
 - Positive noise spikes greater than V_{NL} can cause the voltage to rise into the indeterminate range

8/5/2019

CSE, Rajshahi University

11

Noise Immunity



8/5/2019

CSE, Rajshahi University

12

Invalid Voltage Levels


- Proper operation requires the input voltages be kept outside the indeterminate range
 - (less than $V_{IL(max)}$ or greater than $V_{IH(min)}$)
- Voltage output (connected to an input) could be outside the valid region due to malfunctioning or being overloaded (**fan-out exceeded**)
- Power supply voltages **outside acceptable range** can cause invalid voltage levels.

8/5/2019

CSE, Rajshahi University

13

Current-Sourcing and Current-Sinking Action



An output must be able to source or sink a current when connected to an input


8/5/2019

CSE, Rajshahi University

14

The TTL Logic Family

- The NAND gate is a basic TTL circuit.



8/5/2019

CSE, Rajshahi University

15

The TTL Logic Family

- **Current sinking action:**
A TTL output acts as a **current sink** in the low state
- **Current sourcing action:**
A TTL output acts as a **current source** in the high state

8/5/2019

CSE, Rajshahi University

16

The TTL Logic Family

- TTL circuits have a similar structure
- The input will be the **cathode** of a PN junction
 - A **HIGH input** will turn off the junction and only a leakage current is generated.
 - A **LOW input** turns on the junction and a relatively large current is generated
- Most TTL circuits have some type of totem-pole output configuration

TTL Data Sheets

- First line of TTL ICs was the **54/74** series
 - 54 series operates over a wider temperature range
- Same numbering system, **prefix** indicates manufacturer
 - SN** – Texas Instruments
 - DM** – National Semiconductor
 - S** – Signetics
 - DM7402, SN7402, S7402 all perform the same function
- Data sheets contain electrical characteristics, switching characteristics, and recommended operating conditions.

TTL Data Sheets

recommended operating conditions

	SN54ALS00A			SN74ALS00A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage	0.8 [†]			0.8			V
I _{OH} High-level output current	-0.4			-0.4			mA
I _{OL} Low-level output current	4			8			mA
T _A Operating free-air temperature	-55	125	0	70			°C

[†] Applies over temperature range -55°C to 70°C
[‡] Applies over temperature range 70°C to 125°C

TTL Data Sheets

electrical characteristics over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS00A			SN74ALS00A			UNIT
		MIN	TYPT	MAX	MIN	TYPT	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA				-1.2			-1.5
V _{IH}	V _{CC} = 4.5 V to 5.5 V, I _I = -0.4 mA				V _{CC} -2	V _{CC} -2		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 8 mA	0.25	0.4	0.25	0.4	0.25	0.4	V
I _I	V _{CC} = 5.5 V, V _I = 7 V				0.1			0.1
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20			20
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V				-0.1			-0.1
I _{OT} [‡]	V _{CC} = 5.5 V, V _O = 2.25 V	-20	-112	-30	-112			mA
I _{OCH}	V _{CC} = 5.5 V, V _I = 0	0.5	0.85	0.5	0.85			mA
I _{OCL}	V _{CC} = 5.5 V, V _I = 4.5 V	1.5	3	1.5	3			mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

TTL Data Sheets

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]				UNIT
			74ALS74		74ALS74A		
			MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	3	15	3	11	ns
t _{PHL}			2	9	2	8	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

TTL Series Characteristics

- Standard 74 series TTL has evolved into other series:
 - Standard TTL, 74 series
 - Schottky TTL, 74S series
 - Low power Schottky TTL, 74LS series (LS-TTL)
 - Advanced Schottky TTL, 74AS series (AS-TTL)
 - Advanced low power Schottky TTL, 74ALS series
 - 74F fast TTL

8/5/2019

CSE, Rajshahi University

21

8/5/2019

CSE, Rajshahi University

22

TTL Series Characteristics

TABLE 8-6 Typical TTL series characteristics.

	74	74S	74LS	74AS	74ALS	74F
Performance ratings						
Propagation delay (ns)	9	3	9.5	1.7	4	3
Power dissipation (mW)	10	20	2	8	1.2	6
Speed-power product (pJ)	90	60	19	13.6	4.8	18
Max. clock rate (MHz)	35	125	45	200	70	100
Fan-out (same series)	10	20	20	40	20	33
Voltage parameters						
V _{OL} (min)	2.4	2.7	2.7	2.5	2.5	2.5
V _{OL} (max)	0.4	0.5	0.5	0.5	0.5	0.5
V _{ih} (min)	2.0	2.0	2.0	2.0	2.0	2.0
V _{ih} (max)	0.8	0.8	0.8	0.8	0.8	0.8

8/5/2019

CSE, Rajshahi University

23

8/5/2019

CSE, Rajshahi University

24

TTL Loading and Fan Out

- Fan out refers to the load drive capability of an IC output
 - A TTL output **has a limit** on how much current it can **sink in the LOW** state
 - A TTL output has a **limit on how** much current it **can source** in the HIGH state.
 - Exceeding these currents will result in output voltage levels outside specified ranges

TTL Loading and Fan Out

- Determining fan out
 - Add the I_{IH} for all inputs connected to an output. The sum must be less than the output I_{OH} specification.
 - Add the I_{IL} for all inputs connected to an output. The sum must be less than the output I_{OL} specification.
 - See example 8-5 page 510

8/5/2019

CSE, Rajshahi University

25

TTL Loading and Fan Out

- Determining fan out :

How many 74ALS00 NAND gate inputs can be driven by a 74ALS00 NAND gate output?

$$I_{OL}(\text{max})=8 \text{ mA} \quad I_{IL}(\text{max})=0.1 \text{ mA}$$

$$\text{fan-out (low)}= I_{OL}(\text{max})/ I_{IL}(\text{max})=8/0.1=80$$

$$I_{OH}(\text{max})=0.4 \text{ mA}=400\mu\text{A} \quad I_{IH}(\text{max})=20\mu\text{A}$$

$$\text{fan-out (high)}= I_{OH}(\text{max})/ I_{IH}(\text{max})=400/20=20$$

Choose the smaller: Fan-out=20

Therefore, the 74ALS00 NAND gate can drive up to 20 other 74ALS00 NAND gates

8/5/2019

CSE, Rajshahi University

26

Other TTL Characteristics

- **Unconnected (floating) inputs:** an input left unconnected acts like a logic 1 applied to that input.
- Unused inputs: (will pick noise)
- Tied together inputs : Input current = sum of individual currents single current for NAND/AND gates in low states

Current transients

- When a totem pole TTL output goes from LOW to HIGH, a high amplitude current spike is drawn from the V_{CC} supply
- Ceramic disk capacitors (.01 or .1 μF) are used to short these high frequency spikes to ground.


8/5/2019

CSE, Rajshahi University

27

Other TTL Characteristics

- Biasing TTL inputs Low
R is needed to keep the T input low while the switch is open



Voltage drop across R should be less than $V_{IL}(\text{max})$

$$R_{\text{max}}= (V_{IL}(\text{max})/I_{IL})$$

R is chosen slightly below R_{max} to reduce current drain

- Example: $(V_{IL}(\text{max}) = 0.8 \text{ V} \quad I_{IL} = 0.4 \text{ mA}$

$$R_{\text{max}} = 0.8\text{V}/0.4\text{mA} = 2000 \Omega$$

Choose $R=1.8\text{k}\Omega$ (standard resistor)

8/5/2019

CSE, Rajshahi University

28

MOS Technology

- Metal Oxide Semiconductor Field Effect Transistors (MOSFETs)
 - Simple and cheap to fabricate
 - Consume very little power
 - More circuit elements are possible
 - Susceptible to static electricity damage


8/5/2019

CSE, Rajshahi University

29

MOS Technology

- Schematic symbols for P and N channel enhancement MOSFETs.




8/5/2019

CSE, Rajshahi University

30

MOS Technology

- The basic MOSFET switch



8/5/2019

CSE, Rajshahi University

31

Complementary MOS Logic

- **P-MOS** – uses only P channel enhancement MOSFETs
- **N-MOS** – uses only N channel enhancement MOSFETs
- **CMOS** – uses both P and N channel devices
 - Faster
 - Consumes less power
 - More complex fabrication

8/5/2019

CSE, Rajshahi University

32

Complementary MOS Logic

TABLE 8-9 Input/output voltage levels (in volts) with $V_{DD} = V_{CC} = +5V$.

Parameter	CMOS							TTL		
	4000B	74HC	74HCT	74AC	74ACT	74AHC	74AHCT	74	74LS	74AS
$V_{IH}(\text{min})$	3.5	3.5	2.0	3.5	2.0	3.85	2.0	2.0	2.0	2.0
$V_{IL}(\text{max})$	1.5	1.0	0.8	1.5	0.8	1.65	0.8	0.8	0.8	0.8
$V_{OH}(\text{min})$	4.95	4.9	4.9	4.9	4.9	4.4	3.15	2.4	2.7	2.7
$V_{OL}(\text{max})$	0.05	0.1	0.1	0.1	0.1	0.44	0.1	0.4	0.5	0.5
V_{IH1}	1.45	1.4	2.9	1.4	2.9	0.55	1.15	0.4	0.7	0.7
V_{OL1}	1.45	0.9	0.7	1.4	0.7	1.21	0.7	0.4	0.3	0.3

8/5/2019

CSE, Rajshahi University

33

CMOS Series Characteristics

- CMOS devices compete directly with TTL
 - Pin compatible
 - Functionally equivalent
 - Electrically compatible
- 4000/1400 series
- 74C series
- 74HC/HCT (high-speed CMOS)
 - are functionally and pin compatible with TTL IC's with the same name. The HCT is also electrically compatible with TTL

8/5/2019

CSE, Rajshahi University

34

CMOS Series Characteristics

- 74AC/ACT (advanced CMOS)
- 74AHC/AHCT (advanced high-speed CMOS)
- BiCMOS 5-volt logic

8/5/2019

CSE, Rajshahi University

35

CMOS Series Characteristics

- P_D increases with frequency
- **Fan out (large)**
- **Switching speed**
- Unused inputs (will pick static, cause heat, invalid output). Unused inputs should be connectd to 0V or V_{DD} or another input
- Static sensitivity
 - ESD precautions
- Latch up

8/5/2019

CSE, Rajshahi University

36

Low Voltage Technology

- CMOS family:
 - 74LVC (low voltage CMOS)
 - 74ALVC (advanced low voltage CMOS)
 - 74LV (low voltage)
 - 74AVC (advanced very low voltage CMOS)
 - 74AUC (advanced ultra-low voltage CMOS)
 - 74AUP (advanced ultra-low power)
 - 74CBT (cross bar technology)
 - 74CBTLV (cross bar technology low voltage)
 - 74GTLP (gunning tranceiver logic plus)
 - 74SSTV (stub series terminated logic)
 - 74TVC (translation voltage clamp)

8/5/2019

CSE, Rajshahi University

37

Low Voltage Technology

- BiCMOS family:
 - 74LVT (low voltage BiCMOS technology)
 - 74ALVT (advanced low voltage BiCMOS technology)
 - 74ALB (advanced low voltage BiCMOS)
 - 74VME (VERSA Module Eurocard)
- The move toward low voltage systems will continue and the technician must be prepared to operate in an environment where devices may not necessarily operate on 5 volts.


8/5/2019

CSE, Rajshahi University

38

Open Collector/Open Drain Outputs

- Conventional CMOS outputs and TTL totem pole outputs should never be connected to the same point. (will fight each other)
- **Open-collector/open-drain** outputs (need an external pull-up resistor to V_{CC} . (the pull-up transistor of the totem pole is removed)
- Open-collector/open-drain buffer/drivers
- IEEE/ANSI symbols for open collector/drain outputs




8/5/2019

CSE, Rajshahi University

39

Tristate (Three-State) Logic Outputs

- Three states are possible: HIGH, LOW, and high impedance.
- Advantages of tristate devices
- Tristate buffers
- Tristate ICs
- IEEE/ANSI symbol for tristate outputs



8/5/2019

CSE, Rajshahi University

40

High-Speed Bus Interface Logic

- At **high frequencies** bus wires of more than about 4 inches in length act like transmission lines.
- In order to prevent **reflected waves**, the end of a bus must be terminated with a resistance equal to the line impedance (about 50 Ohms).
- Figure 8-40 illustrates termination techniques.

8/5/2019

CSE, Rajshahi University

41

The ECL Digital IC Family

- Emitter coupled logic – increases switching speed.
- Basic ECL circuit
- ECL OR/NOR gate
- ECL characteristics
 - Very fast switching, typical propagation delay is 360 ps
 - -0.8 V logic 1, -1.7 V logic 0
 - Noise margins approximately 150 mV
 - Output complement is produced, eliminating need for inverters
 - **Typical fan out is 25**
 - Typical power dissipation is 25 mW
 - Current flow remains constant, eliminating noise spikes

8/5/2019

CSE, Rajshahi University

42

CMOS Transmission Gate (Bilateral Switch)

- **Acts as a single pole, single throw switch**
- Controlled by an input logic level
- Passes signals in both directions
- Signals applied to the input can be analog or digital
- Input must be between 0 and V_{DD} volts.

8/5/2019

CSE, Rajshahi University

43

IC Interfacing

- **Driver** – provides the output signal.
- **Load** – receives the signal.
- **Interface circuit** – connected between driver and load to condition the signal for the load.
 - Interfacing between logic families is common in digital systems.
-

8/5/2019

CSE, Rajshahi University

44

Interfacing 5-V TTL and CMOS

- TTL easily meets **CMOS input current** requirements. CMOS can **drive TTL loads**.
- TTL output voltage must be **raised** for input to some CMOS devices. The most common solution is a pull-up resistor.


8/5/2019

CSE, Rajshahi University

45

Interfacing 5-V TTL and CMOS

- CMOS output for both logic states
- CMOS driving TTL in the HIGH state
- CMOS driving TTL in the LOW state
- High voltage CMOS driving TTL



8/5/2019

CSE, Rajshahi University

46

Analog Voltage Comparators

- Useful in systems with analog and digital components
- Compares two voltages. If voltage on the (+) input is greater than (-) input the output is high. If input on the (-) is greater the output is low.
- May be considered a one bit analog to digital converter.
-

8/5/2019

CSE, Rajshahi University

47

Troubleshooting

- Logic pulser – tool that generates a short pulse when actuated
 - Senses the existing voltage level and produces a pulse in the opposite polarity
 - Output impedance of 2 Ohms or less
- Using logic pulser and probe to test a circuit
- Finding shorted nodes

8/5/2019

CSE, Rajshahi University

48