	Gate design
 Static complementary logic gate structures. 	 Why designing gates for logic functions is non-trivial: may not have logic gates in the libray for all logic expressions; a logic expression may map into gates that consume a lot of area, delay, or power.





- Pullup and pulldown networks are duals.
- To design one gate, first design one network, then compute dual to get other network.
- Example: design network which pulls down when output should be 0, then find dual to get pullup network.













