









Delay

It is necessary to take the load into account in even the simplest inverter delay analysis. The load on the inverter is a single resistor-capacitor (RC) circuit; the resistance and capacitance come from the logic gate connected to the inverter's output and the wire connecting the two.



Delay assumptions

- Assume that only one transistor is on at a time. This gives two cases:
 - rise time, pullup on;
 - fall time, pullup off.
- Assume resistor model for transistor. Ignores saturation region and mischaracterizes linear region, but results are acceptable.

Delay Model

- λ model : Mead & Conway
- Current source model
- Fitted Model







