









## Logic thresholds

Copyright © 2008 Wayne Wolf

- Choose threshold voltages at points where slope of transfer curve = -1.
- Inverter has a high gain between V<sub>IL</sub> and V<sub>IH</sub> points, low gain at outer regions of transfer curve.
- Note that logic 0 and 1 regions are not equal sized—in this case, high pullup resistance leads to smaller logic 1 range.

Modern VLSI Design 4e: Chapter 3

## Noise margin

Noise margin = voltage difference between output of one gate and input of next. Noise must exceed noise margin to make second gate produce wrong output.

Modern VLSI Design 4e: Chapter 3

• Assume ideal input (step), RC load.  $\underbrace{f_{l}}_{t} \quad in \quad \underbrace{f_{l}}_{t} \quad e_{l} \\ \underbrace{f_{l}}_{t} \quad e_{l} \\ \underbrace{f_{l}}_{t} \quad e_{l} \\ \underbrace{f_{l}}_{t} \\ \underbrace{f_{l}}_{$ 

Copyright © 2008 Wayne Wolf















