





Characteristics

- Consumes static power.
- Has much smaller pullup network than static gate.
- Pulldown time is longer because pullup is fighting.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Output voltages

- Logic 1 output is always at V_{DD} .
- Logic 0 output is above Vss.
- $V_{OL} = 0.25 (V_{DD} V_{SS})$ is one plausible choice.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Producing output voltages

- For logic 0 output, pullup and pulldown form a voltage divider.
- Must choose n, p transistor sizes to create effective resistances of the required ratio.
- Effective resistance of pulldown network must be comptued in worst case—series ntypes means larger transistors.

Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf

Transistor ratio calculation

- In steady state logic 0 output:
 - pullup is in linear region, $V_{ds} = V_{out} (V_{DD} V_{SS})$;
 - pulldown is in saturation.
- Pullup and pulldown have same current flowing through them.

Copyright © 2008 Wayne Wolf











- The simplest way to reduce the operating voltage of a gate is to connect it to a lower power supply. We saw the relationship between power supply voltage and power consumption in Section 3.3.5:
 - For large V_i , Equation 3-7 tells us that delay changes linearly with power supply voltage.



Modern VLSI Design 4e: Chapter 3

Copyright © 2008 Wayne Wolf











