

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall





Choice of MOS and BJT

- MOS logic occupies much smaller area of silicon than the equivalent BJT logic
- MOS technology has a much higher potential packing density
- A MOS logic circuit requires appreciably less current and hence less power than its bipolar counter part
- However, bipolar circuits operate faster than MOS circuits
- Even so, the speed-power product for MOS logic compares favorably with that of BJT logic

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall



Power Consumption Constraint

The **large power consumption** of a CMOS logic circuit can, limit the number transistors on a single chip. This in turn changes system design in several ways.

- It increases the physical size of a **system**.
- Time required to transmit a signal between chips is much larger than the time required to send the same signal between two transistors on the same chip; lowers speed
- Electrical design of multi-chip systems becomes more complex:
 - Parasitics (resistance, capacitance & inductance) can cause a number of ringing effects that are much harder to analyze.

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall

Design and Testabilityneeded to check whether the designed chips have been manufactured correctly *verify* or *validate*manufacturing test Unfortunately, not all chip designs are equally testable.

Modern VLSI Design 4e: Chapter 1

Reliability

Reliability is a lifetime problem

Modern VLSI Design 4e: Chapter 1

- Transient failures that cause occasional problems
- Permanent failures but only after the chip has operated for some time-----*overheating*
- Other manufacturing problems cause problems that are harder to diagnose may affect performance rather than functionality.

Copyright © 2008 Prentice Hall

Copyright © 2008 Prentice Hall

The cost of fabrication

- Current cost: \$4 billion.
- Typical fab line occupies about 1 city block, employs a few hundred people.
- Most profitable period is first 18 months-2 years.

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall

Cost factors in ICs

- For large-volume ICs:
 - packaging is largest cost;
 - testing is second-largest cost.
- For low-volume ICs, design costs may swamp all manufacturing costs.

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall

Cost of design The VLSI design process ■ Design cost can be significant: \$20 million ■ May be part of larger product design. for a large ASIC, \$500 million for a large Major levels of abstraction: CPU. - specification; what the chip does, inputs/outputs ■ Cost elements: - architecture; major resources, connections - Architects, logic designers, etc. - Register transfer; logic blocks, FSMs, connections - logic design; gates, *flip-flops*, *latches*, - CAD tools. - circuit design; transistors, parasitics, connections - Computers the CAD tools run on. - layout; mask layers, polygons Modern VLSI Design 4e: Chapter 1 Copyright © 2008 Prentice Hall Modern VLSI Design 4e: Chapter 1 Copyright © 2008 Prentice Hall

Challenges in VLSI design

- Multiple levels of abstraction: transistors to CPUs.
- Multiple and conflicting constraints: low cost and high performance are often at odds.
- Short design time: Late products are often irrelevant.

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall

Dealing with design complexities

Designers have developed two techniques to eliminate unnecessary detail:

- Hierarchical design
- Design abstraction

Modern VLSI Design 4e: Chapter 1

Copyright © 2008 Prentice Hall